NetworkSim.system_verilog.transmitter.print_delay_lut

NetworkSim.system_verilog.transmitter.print_delay_lut(simulator=None, upstream=False)

Print delay LUT

Generate a default simulator and print transmitter delay LUT.

0 - N IDs are mapped to 1 - (N + 1) IDs.